## Claims

20

25

## What is claimed is:

5 1. An ESD protection circuit applied to an IC with power-down-mode operation, comprising:

an input circuit, which comprises:

an input pad;

an input PMOS, wherein the drain of said input PMOS is

10 connected to said input pad;

an input NMOS, wherein the drain of said input NMOS is connected to said input pad; and

a first internal circuit connected to said input pad through at least one resistor;

an output circuit, which comprises:

an output pad;

an output PMOS, wherein the drain of said output PMOS is connected to said output pad;

an output NMOS, wherein the drain of said output NMOS is connected to said output pad; and

a second internal circuit connected to the gate of said PMOS and the gate of said NMOS;

a VDD power line connected and providing VDD voltage to said first internal circuit and said second internal circuits;

a VSS power line connected and providing VSS voltage to said first internal circuit and said second internal circuits, said VSS power line still connected to the source and the gate of said input NMOS and the source of said output NMOS;

an ESD bus line connected to the source and the gate of said input 30 PMOS;

a first ESD clamp circuit connected between said VSS power line and said ESD bus line;

a second clamp circuit connected between said VDD power line and said VSS power line;

a first diode forward connected between said VDD power line and said ESD bus line to avoid leakage current induced from said input pad to said VDD power line, and to avoid positive voltage at said input pad charging to said VDD power line through said input PMOS;

5

10

15

20

a second diode forward connected between said VDD power line and the source of said output PMOS to avoid leakage current induced from said output pad to said VDD power line, and to avoid positive voltage at said output pad charging to said VDD power line through said output PMOS; and

a third diode, wherein the negative terminal of said third diode is connected to said ESD bus line and the coupled node connected to the positive terminal of said third diode is selected from said output pad and the source of said output PMOS.

- 2. The ESD protection circuit of claim 1, wherein the positive terminal of said third diode is connected to the output pad and then positive charge at said input pad discharges to said VSS power line through said input PMOS, said ESD bus line, and said first ESD clamp circuit under positive-to-VSS ESD mode, and furthermore the positive charge at said output pad discharges to said VSS power line through said third diode, said ESD bus line, and said first ESD clamp circuit under positive-to-VSS ESD mode.
- 3. The ESD protection circuit of claim 1, wherein the positive terminal of said third diode is connected to the source of said output PMOS and then positive charge at said input pad discharges to said VSS power line through said input PMOS, said ESD bus line, and said first ESD clamp circuit under positive-to-VSS ESD mode, and furthermore the positive charge at said output pad discharges to said VSS power line through said output PMOS, said third diode, said ESD bus line, and said first ESD clamp circuit under positive-to-VSS ESD mode.

of 4. The ESD protection circuit of claim 1, wherein the positive pad and then positive charge at said third diode is connected to the output said input pad discharges to said VDD power line through said input PMOS, said first ESD clamp circuit, said VSS power line, said ESD bus line. and said second ESD clamp circuit under positive-to-VDD output pad discharges to mode, and furthermore the positive charge at said said VDD power line through said third diode, said ESD bus line, said first said VSS power line, and said second clamp circuit ESD clamp circuit, positive-to-VDD ESD mode. under

5

10

15

20

25

30

- of 5. The ESD protection circuit of claim 1, wherein the positive terminal said third diode is connected to the source of said output PMOS and then pad discharges to said VDD power line through positive charge at said input said input PMOS, said ESD bus line, said first ESD clamp circuit, said and said second ESD clamp circuit under VSS power line, positive-to-VDD ESD mode, and furthermore the positive charge said output pad discharges to said VDD power line through said output PMOS, said third diode, said ESD bus line, said first ESD clamp circuit, said VSS power line, and said second clamp circuit under positive-to-VDD ESD mode.
- 6. The ESD protection circuit of claim 1, wherein negative charge at said input/output pad discharges to said VSS power line through said input/output NMOS under negative-to-VSS ESD mode.
- 7. The ESD protection circuit of claim 1, wherein negative charge at said input/output pad discharges to said VDD power line through said input/output NMOS, said VSS power line, and said second ESD clamp circuit under negative-to-VDD ESD mode.
- 8. The ESD protection circuit of claim 1, which can construct repeatedly to

form a multi-stage ESD protection circuit, wherein the output pad of the previous stage of said ESD protection circuits is connected to the input pad of the next stage of said ESD protection circuit.

- 9. The ESD protection circuit of claim 1 further comprising at least one output swing improvement circuit connected between said VDD power line and the source of said output PMOS for compensating the voltage drop induced by said second diode.
- 10 10. The ESD protection circuit of claim 9, wherein said output swing improvement circuit comprises:

a NMOS, wherein the gate and the source of said NMOS are connected to said VDD power line and said VSS power line, respectively;

a first PMOS, wherein the source, the gate and the drain are connected to said VDD power line, the drain of said NMOS, and the source of said output PMOS, respectively; and

a second PMOS, wherein the source, the gate and the drain are separately connected to the gate of said first PMOS, said VDD power line, and the source of said output PMOS, and then said second PMOS turning off and said NMOS turning on when said VDD voltage is high and thus said VDD voltage coupling to said output PMOS via said first PMOS instead of through said second diode so as to avoid voltage drop induced by said second diode.

25 11. An ESD protection circuit applied to an IC with power-down-mode operation, comprising:

an input circuit, which comprises:

an input pad;

15

20

30

an input PMOS, wherein the drain of said input PMOS is connected to said input pad;

an input NMOS, wherein the drain of said input NMOS is connected to said input pad; and

a first internal circuit connected to said input pad through at least one resistor;

an output circuit, which comprises:

an output pad;

5

10

15

20

25

30

an output PMOS, wherein the drain of said output PMOS is connected to said output pad;

an output NMOS, wherein the drain of said output NMOS is connected to said output pad;

a control PMOS, wherein the drain of said control PMOS is connected to the gate of said output PMOS;

a pre-driver circuit connected to the gate of said output PMOS, the gate of said output NMOS, and the drain of said control PMOS, respectively; and

a second internal circuit connected to said pre-driver circuit; a VSS power line connected and providing VSS voltage to said first internal circuit, said pre-driver circuit, and said second internal circuit, and still connected to the source and the gate of said input NMOS and the source of said output NMOS;

a VDD power line connected and providing VDD voltage to said first internal circuit, said second internal circuits, and the gate of said control PMOS, and then said control PMOS turning off when said VDD voltage is high and said control PMOS turning on to turn off said output PMOS when said VDD power line is grounded under power-down-mode operation, so as to prevent leakage current from occurring because of said output PMOS turning on under power-down-mode operation;

an ESD bus line connected to the source and the gate of said input PMOS and still connected to the source of said output PMOS, the source of said control PMOS, and said pre-driver circuit, wherein said pre-driver circuit is coupled to said ESD bus line instead of said VDD power line

for obtaining power so as to prevent leakage current induced from said pre-driver circuit to said VDD power line;

a first ESD clamp circuit connected between said VSS power line and

said ESD bus line;

a second clamp circuit connected between said VDD power line and said VSS power line; and

a diode forward connected between said VDD power line and said ESD bus line to avoid leakage current induced from said input pad to said VDD power line via said input PMOS when said VDD power line is grounded under power-down-mode operation, and still to avoid positive voltage at said input pad charging to said VDD power line through said input PMOS when said VDD power line is floating under power-down-mode operation.

10

5

12. The ESD protection circuit of claim 11, which can construct repeatedly to form a multi-stage ESD protection circuits, wherein the output pad of the previous stage of said ESD protection circuit is connected to the input pad of the next stage of said ESD protection circuit.

15

13. The ESD protection circuit of claim 11 further comprising at least one output swing improvement circuit connected between said VDD power line and the source of said output PMOS for compensating voltage drop induced by said second diode.

20

25

30

14. An ESD protection circuit applied to an IC with power-down-mode operation, comprising:

an input pad;

an input PMOS, wherein the drain of said input PMOS is connected to said input pad;

an input NMOS, wherein the drain of said input NMOS is connected to said input pad; and

an internal circuit connected to said input pad through at least one resistor;

an output PMOS, wherein the gate of said output PMOS is connected to said internal circuit;

an output NMOS, wherein the gate of said output NMOS is connected

to said internal circuit;

under power-down-mode operation;

10

15

20

25

30

an output pad connected with the drain of said PMOS and the drain of said NMOS;

a VDD power line connected and providing VDD voltage to said internal circuit;

a VSS power line connected and providing VSS voltage to said internal circuit and still connected to the source and the gate of said input NMOS and the source of said output NMOS;

an ESD bus line connected to the source and the gate of said input PMOS;

a first ESD clamp circuit connected between said VSS power line and said ESD bus line;

a second clamp circuit connected between said VDD power line and said VSS power line;

a first diode forward connected between said VDD power line and said ESD bus line to avoid leakage current induced from said input pad to said VDD power line which is grounded under power-down-mode operation, and still to avoid positive voltage at said input pad charging to said VDD power line via said input PMOS when said VDD power line is floating

a second diode forward connected between said VDD power line and the source of said output PMOS to avoid leakage current induced from said output pad to said VDD power line via said output PMOS when said VDD power line is grounded under power-down-mode operation, and still to

avoid positive voltage at said output pad charging to said VDD power line through said output PMOS when said VDD power line is floating under power-down-mode operation; and

a third diode, wherein the negative terminal of said third diode is connected to said ESD bus line and the coupled node connected to the positive terminal of said third diode is selected from said output pad and the source of said output PMOS.

- 15. The ESD protection circuit of claim 14, which can construct repeatedly to form a multi-stage ESD protection circuits, wherein the output pad of the previous stage of said ESD protection circuit is connected to the input pad of the next stage of said ESD protection circuit.
- 16. The ESD protection circuit of claim 14 further comprising at least one output swing improvement circuit connected between said VDD power line and the source of said output PMOS for compensating the voltage drop induced by said second diode.

10

15

25

30

5

17. An ESD protection circuit applied to an IC with power-down-mode operation, comprising:

an input pad;

an input PMOS, wherein the drain of said input PMOS is connected to said input pad;

an input NMOS, wherein the drain of said input NMOS is connected to said input pad; and

an internal circuit connected to said input pad through at least one resistor;

a pre-driver circuit connected to said internal circuit;

an output NMOS, wherein the gate of said output NMOS is connected to said pre-driver circuit;

an output PMOS, wherein the gate of said output PMOS is connected to said pre-driver circuit;

a control PMOS, wherein the drain of said control PMOS is connected between the gate of said output PMOS and said pre-driver circuit;

an output pad connected with the drain of said output PMOS and the drain of said output NMOS;

a VSS power line connected and providing VSS voltage to said internal circuit and said pre-driver circuit and still connected to the source and the gate of said input NMOS and the source of said output NMOS;

an ESD bus line connected to the source and the gate of said input

PMOS and still connected to the source of said output PMOS, the source of said control PMOS, and said pre-driver circuit;

a VDD power line connected and providing VDD voltage to said internal circuit and the gate of said control PMOS, and thus said control PMOS turning off for preventing leakage current induced from said output pad to said ESD bus line through said output PMOS when said VDD voltage

is high, and turning on to turn off said output PMOS for avoiding leakage current when said VDD power line is grounded under power-down-mode operation;

a first ESD clamp circuit connected between said VSS power line and said ESD bus line;

a second clamp circuit connected between said VDD power line and said VSS power line; and

a diode forward connected between said VDD power line and said ESD bus line to avoid leakage current induced from said input pad to said VDD power line via said input PMOS when said VDD power line is grounded under power-down-mode operation, and to avoid positive voltage at said input pad charging to said VDD power line through said input PMOS when said VDD power line is floating under power-down-mode operation.

20

5

10

15

18. The ESD protection circuit of claim 17, which can construct repeatedly to form a multi-stage ESD protection circuits, wherein the output pad of the previous stage of said ESD protection circuit is connected to the input pad of the next stage of said ESD protection circuit.

25

19. The ESD protection circuit of claim 17 further comprising at least one output swing improvement circuit connected between said VDD power line and the source of said output PMOS for compensating voltage drop induced by said second diode.